400 lines
9.9 KiB
Plaintext
Executable File
400 lines
9.9 KiB
Plaintext
Executable File
/*
|
|
* Allwinner Technology CO., Ltd. sun8iw19p1 soc board.
|
|
*
|
|
* soc board support.
|
|
*/
|
|
|
|
/{
|
|
model = "sun8iw21";
|
|
compatible = "allwinner,qg3101-r35gb", "arm,sun8iw21p1";
|
|
|
|
box_start_os0 {
|
|
compatible = "allwinner,box_start_os";
|
|
start_type = <0x1>;
|
|
irkey_used = <0x0>;
|
|
pmukey_used = <0x0>;
|
|
pmukey_num = <0x0>;
|
|
led_power = <0x0>;
|
|
led_state = <0x0>;
|
|
pinctrl-0 = <&standby_blue>;
|
|
pinctrl-1 = <&standby_red>;
|
|
};
|
|
gpu: gpu@0x01800000 {
|
|
gpu_idle = <1>;
|
|
dvfs_status = <1>;
|
|
operating-points = <
|
|
/* KHz uV */
|
|
600000 950000
|
|
576000 950000
|
|
540000 950000
|
|
504000 950000
|
|
456000 950000
|
|
420000 950000
|
|
384000 950000
|
|
360000 950000
|
|
336000 950000
|
|
306000 950000
|
|
>;
|
|
};
|
|
};
|
|
|
|
&power_sply {
|
|
dcdc1_vol = <1003300>;
|
|
dcdc2_vol = <1000900>;
|
|
dcdc5_vol = <1200>;
|
|
aldo1_vol = <1001800>;
|
|
aldo2_vol = <1001800>;
|
|
aldo3_vol = <1003300>;
|
|
aldo4_vol = <2900>;
|
|
bldo1_vol = <1001800>;
|
|
bldo2_vol = <2800>;
|
|
dldo1_vol = <900>;
|
|
dldo2_vol = <1200>;
|
|
};
|
|
|
|
&aliases {
|
|
disp = &disp;
|
|
lcd0=&lcd0;
|
|
spi0 = &spi0;
|
|
twi1=&twi1;
|
|
};
|
|
|
|
&platform {
|
|
eraseflag = <1>;
|
|
debug_mode = <0>;
|
|
};
|
|
|
|
&target {
|
|
boot_clock = <900>; /*CPU boot frequency, Unit: MHz*/
|
|
burn_key = <0>;
|
|
};
|
|
|
|
|
|
|
|
&pio{
|
|
spi0_pins_a: spi0@0 {
|
|
allwinner,pins = "PC0", "PC2", "PC3";
|
|
allwinner,pname = "spi0_sclk", "spi0_mosi", "spi0_miso";
|
|
allwinner,function = "spi0";
|
|
allwinner,muxsel = <4>;
|
|
allwinner,drive = <1>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
|
|
spi0_pins_b: spi0@1 {
|
|
allwinner,pins = "PC1", "PC5", "PC4";
|
|
allwinner,pname = "spi0_cs0", "spi0_hold", "spi0_wp";
|
|
allwinner,function = "spi0";
|
|
allwinner,muxsel = <4>;
|
|
allwinner,drive = <1>;
|
|
allwinner,pull = <1>; // only CS should be pulled up
|
|
};
|
|
|
|
spi0_pins_c: spi0@2 {
|
|
allwinner,pins = "PC0", "PC1", "PC2", "PC3", "PC4", "PC5";
|
|
allwinner,function = "io_disabled";
|
|
allwinner,muxsel = <7>;
|
|
allwinner,drive = <1>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
|
|
spi1_pins_a: spi1@0 {
|
|
allwinner,pins = "PH6", "PH7", "PH8";
|
|
allwinner,pname = "spi1_sclk", "spi1_mosi", "spi1_miso";
|
|
allwinner,function = "spi1";
|
|
};
|
|
|
|
spi1_pins_b: spi1@1 {
|
|
allwinner,pins = "PH5", "PH9";
|
|
allwinner,pname = "spi1_cs0", "spi1_cs1";
|
|
allwinner,function = "spi1";
|
|
};
|
|
|
|
spi1_pins_c: spi1@2 {
|
|
allwinner,pins = "PH5", "PH6", "PH7", "PH8", "PH9";
|
|
allwinner,function = "io_disabled";
|
|
};
|
|
|
|
sdc0_pins_a: sdc0@0 {
|
|
allwinner,pins = "PF0", "PF1", "PF2",
|
|
"PF3", "PF4", "PF5";
|
|
allwinner,function = "sdc0";
|
|
allwinner,muxsel = <2>;
|
|
allwinner,drive = <3>;
|
|
allwinner,pull = <1>;
|
|
};
|
|
sdc1_pins_a: sdc1@0 {
|
|
allwinner,pins = "PG0", "PG1", "PG2",
|
|
"PG3", "PG4", "PG5";
|
|
allwinner,function = "sdc1";
|
|
allwinner,muxsel = <2>;
|
|
allwinner,drive = <3>;
|
|
allwinner,pull = <1>;
|
|
};
|
|
sdc2_pins_a: sdc2@0 {
|
|
allwinner,pins = "PC0", "PC1", "PC2",
|
|
"PC3", "PC4", "PC5", "PC6",
|
|
"PC7", "PC8", "PC9", "PC11";
|
|
allwinner,function = "sdc2";
|
|
allwinner,muxsel = <3>;
|
|
allwinner,drive = <2>;
|
|
allwinner,pull = <1>;
|
|
};
|
|
sdc2_pins_b: sdc2@1 {
|
|
allwinner,pins = "PC0", "PC1", "PC2",
|
|
"PC3", "PC4", "PC5", "PC6",
|
|
"PC7", "PC8", "PC9", "PC10", "PC11";
|
|
allwinner,function = "io_disabled";
|
|
allwinner,muxsel = <7>;
|
|
allwinner,drive = <1>;
|
|
allwinner,pull = <1>;
|
|
};
|
|
sdc2_pins_c: sdc2@2 {
|
|
allwinner,pins = "PC10";
|
|
allwinner,function = "sdc2";
|
|
allwinner,muxsel = <3>;
|
|
allwinner,drive = <2>;
|
|
allwinner,pull = <2>;
|
|
};
|
|
pwm5_pin_a: pwm5@0 {
|
|
allwinner,pins = "PA12";
|
|
allwinner,function = "pwm5";
|
|
allwinner,muxsel = <0x02>;
|
|
allwinner,drive = <0xffffffff>;
|
|
allwinner,pull = <0>;
|
|
allwinner,data = <0xffffffff>;
|
|
};
|
|
pwm5_pin_b: pwm5@1 {
|
|
allwinner,pins = "PA12";
|
|
allwinner,function = "io_disabled";
|
|
allwinner,muxsel = <0x07>;
|
|
allwinner,drive = <0xffffffff>;
|
|
allwinner,pull = <0>;
|
|
allwinner,data = <0xffffffff>;
|
|
};
|
|
standby_red: standby@0 {
|
|
allwinner,pins = "PH6";
|
|
allwinner,function = "gpio_out";
|
|
allwinner,muxsel = <1>;
|
|
allwinner,data = <1>;
|
|
allwinner,drive = <0>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
standby_blue: standby@1 {
|
|
allwinner,pins = "PH7";
|
|
allwinner,function = "gpio_out";
|
|
allwinner,muxsel = <1>;
|
|
allwinner,data = <0>;
|
|
allwinner,drive = <2>;
|
|
allwinner,pull = <2>;
|
|
};
|
|
};
|
|
|
|
|
|
&spi0 {
|
|
clock-frequency = <100000000>;
|
|
pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
|
|
pinctrl-1 = <&spi0_pins_c>;
|
|
pinctrl-names = "default", "sleep";
|
|
spi_slave_mode = <0>;
|
|
spi_dbi_enable = <0>;
|
|
spi0_cs_number = <1>;
|
|
status = "disabled";
|
|
|
|
spi_board0 {
|
|
device_type = "spi_board0";
|
|
compatible = "spi-nor";
|
|
spi-max-frequency = <0x05F5E100>;
|
|
m25p,fast-read = <1>;
|
|
/*individual_lock;*/
|
|
reg = <0x0>;
|
|
spi-rx-bus-width=<0x02>;
|
|
spi-tx-bus-width=<0x02>;
|
|
status="disabled";
|
|
};
|
|
|
|
spi-nand@0 {
|
|
compatible = "spi-nand";
|
|
spi-max-frequency = <0x05F5E100>;
|
|
reg = <0x0>;
|
|
spi-rx-bus-width=<0x01>;
|
|
spi-tx-bus-width=<0x01>;
|
|
status="disabled";
|
|
};
|
|
};
|
|
|
|
&card_boot {
|
|
sprite_gpio0 = <0x54 0x4 0x11 0x1 0xffffffff 0xffffffff 0x1>;
|
|
};
|
|
|
|
&card0_boot_para { /* Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value */
|
|
/* reg = <0x0 0x2 0x0 0x0>; [> Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value <] */
|
|
device_type = "card0_boot_para";
|
|
card_ctrl = <0x0>;
|
|
card_high_speed = <0x1>;
|
|
card_line = <0x4>;
|
|
pinctrl-0 = <&sdc0_pins_a>;
|
|
};
|
|
|
|
&card2_boot_para { /* Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value */
|
|
/* reg = <0x0 0x3 0x0 0x0>; [> Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value <] */
|
|
device_type = "card2_boot_para";
|
|
card_ctrl = <0x2>;
|
|
card_high_speed = <0x1>;
|
|
card_line = <0x8>;
|
|
pinctrl-0 = <&sdc2_pins_a &sdc2_pins_c>;
|
|
sdc_ex_dly_used = <0x2>;
|
|
sdc_io_1v8 = <0x0>;
|
|
};
|
|
|
|
&nand0 {
|
|
compatible = "allwinner,sun50iw9-nand";
|
|
device_type = "nand0";
|
|
//reg = <0x0 0x04011000 0x0 0x1000>;/* nand0 */
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
|
|
pinctrl-1 = <&nand0_pins_c>;
|
|
nand0_regulator1 = "vcc-nand";
|
|
nand0_regulator2 = "none";
|
|
nand0_cache_level = <0x55aaaa55>;
|
|
nand0_flush_cache_num = <0x55aaaa55>;
|
|
nand0_capacity_level = <0x55aaaa55>;
|
|
nand0_id_number_ctl = <0x55aaaa55>;
|
|
nand0_print_level = <0x55aaaa55>;
|
|
nand0_p0 = <0x55aaaa55>;
|
|
nand0_p1 = <0x55aaaa55>;
|
|
nand0_p2 = <0x55aaaa55>;
|
|
nand0_p3 = <0x55aaaa55>;
|
|
chip_code = "sun50iw9";
|
|
status = "disabled";
|
|
};
|
|
|
|
&lcd0{
|
|
lcd_used = <0>;
|
|
|
|
lcd_driver_name = "default_lcd";
|
|
lcd_backlight = <50>;
|
|
lcd_if = <0>;
|
|
|
|
lcd_x = <1280>;
|
|
lcd_y = <800>;
|
|
lcd_width = <150>;
|
|
lcd_height = <94>;
|
|
lcd_dclk_freq = <70>;
|
|
|
|
lcd_pwm_used = <0>;
|
|
lcd_pwm_ch = <0>;
|
|
lcd_pwm_freq = <50000>;
|
|
lcd_pwm_pol = <0>;
|
|
lcd_pwm_max_limit = <255>;
|
|
|
|
|
|
lcd_hbp = <20>;
|
|
lcd_ht = <1418>;
|
|
lcd_hspw = <10>;
|
|
lcd_vbp = <10>;
|
|
lcd_vt = <814>;
|
|
lcd_vspw = <5>;
|
|
|
|
lcd_lvds_if = <0>;
|
|
lcd_lvds_colordepth = <0>;
|
|
lcd_lvds_mode = <0>;
|
|
lcd_frm = <0>;
|
|
lcd_hv_clk_phase = <0>;
|
|
lcd_hv_sync_polarity= <0>;
|
|
lcd_gamma_en = <0>;
|
|
lcd_bright_curve_en = <0>;
|
|
lcd_cmap_en = <0>;
|
|
|
|
deu_mode = <0>;
|
|
lcdgamma4iep = <22>;
|
|
smart_color = <90>;
|
|
|
|
lcd_pin_power = "bldo1";
|
|
|
|
lcd_power = "dc1sw";
|
|
/*lcd_bl_en = <&pio PD 27 1 0 3 1>;*/
|
|
pinctrl-0 = <&rgb24_pins_a>;
|
|
pinctrl-1 = <&rgb24_pins_b>;
|
|
|
|
};
|
|
|
|
&pio{
|
|
rgb24_pins_a: rgb24@0 {
|
|
allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
"PD20", "PD21", "PD22", "PD23", "PD24", "PD25", "PD26", "PD27";
|
|
allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
"PD20", "PD21", "PD22", "PD23", "PD24", "PD25", "PD26", "PD27";
|
|
allwinner,function = "rgb24";
|
|
allwinner,muxsel = <2>;
|
|
allwinner,drive = <3>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
rgb24_pins_b: rgb24@1 {
|
|
allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
"PD20", "PD21", "PD22", "PD23", "PD24", "PD25", "PD26", "PD27";
|
|
allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
"PD20", "PD21", "PD22", "PD23", "PD24", "PD25", "PD26", "PD27";
|
|
allwinner,function = "rgb24_suspend";
|
|
allwinner,muxsel = <7>;
|
|
allwinner,drive = <3>;
|
|
allwinner,pull = <0>;
|
|
};
|
|
};
|
|
&disp {
|
|
disp_init_enable = <1>;
|
|
disp_mode = <0>;
|
|
|
|
screen0_output_type = <3>;
|
|
screen0_output_mode = <10>;
|
|
screen0_output_format = <0>;
|
|
screen0_output_bits = <0>;
|
|
screen0_output_eotf = <4>;
|
|
screen0_output_cs = <257>;
|
|
screen0_output_dvi_hdmi = <2>;
|
|
screen0_output_range = <2>;
|
|
screen0_output_scan = <0>;
|
|
screen0_output_aspect_ratio = <8>;
|
|
|
|
screen1_output_type = <2>;
|
|
screen1_output_mode = <11>;
|
|
screen1_output_format = <1>;
|
|
screen1_output_bits = <0>;
|
|
screen1_output_eotf = <4>;
|
|
screen1_output_cs = <260>;
|
|
screen1_output_dvi_hdmi = <0>;
|
|
screen1_output_range = <2>;
|
|
screen1_output_scan = <0>;
|
|
screen1_output_aspect_ratio = <8>;
|
|
dev0_output_type = <4>;
|
|
dev0_output_mode = <10>;
|
|
dev0_screen_id = <0>;
|
|
dev0_do_hpd = <1>;
|
|
|
|
dev1_output_type = <2>;
|
|
dev1_output_mode = <11>;
|
|
dev1_screen_id = <1>;
|
|
dev1_do_hpd = <1>;
|
|
|
|
dev2_output_type = <0>;
|
|
def_output_dev = <0>;
|
|
hdmi_mode_check = <1>;
|
|
|
|
fb0_format = <0>;
|
|
fb0_width = <1280>;
|
|
fb0_height = <720>;
|
|
|
|
fb1_format = <0>;
|
|
fb1_width = <0>;
|
|
fb1_height = <0>;
|
|
|
|
chn_cfg_mode = <1>;
|
|
|
|
disp_para_zone = <1>;
|
|
};
|
|
|